. We have developed and tested a new circuit simulation procedure for superconducting integrated circuits which can be used to optimize circuit parameters. This method reveals a stable operation region in the circuit parameter space in connection with the global bias margin by means of a contour plot of the global bias margin versus the circuit parameters. An optimal set of parameters with margins larger than these of the initial values has been found in the stable region.
Introduction
Ultra-high-speed operation (up to 100 GHz) and low power consumption (µW/gate) have been expected for superconducting devices and circuits. Use of a single-fluxquantum (SFQ) digital bit is the most effective way to realize such performance [1] .
Generally speaking, the nonlinearity of Josephson junction characteristics and the transient properties of SFQ propagation adversely affect circuit operation, making it difficult to obtain a circuit with a large operation margin. Therefore, effective simulation procedures that enable optimization of circuit parameters to increase the operation margin are needed. Methodological study in this field is also important to develop more practical superconducting circuits. Recently, the Monte Carlo method has been applied to the optimization procedure and has proven useful [2, 3] . However, to determine the optimal parameter set, Monte Carlo sampling and circuit simulations must be repeated many times which requires a huge calculation time. Thus, a simple and useful simulation procedure for optimization is desired.
In this paper, we have developed and tested such a circuitsimulation procedure for superconducting integrated circuits. Circuit simulations and margin calculations were performed for four modelled processes and circuit operation regions were revealed based on analysis of the resultant margins. We will show that this analysis can be used to find out an optimal set of parameters with a small number of sample circuits.
Method
As mentioned, the sampling of circuit parameters based on a modelled process spread plays an important role in the Monte Carlo method. Locating centres of gravity in the circuit parameter space is usually the goal of the algorithm used in the optimization procedure. However, it is questionable whether this method provides a unique optimal parameter set in the case of larger process spreads (parameter variation).
On the other hand, margin calculation is also useful for finding the optimal parameter set. With this method the calculations give numerically rigorous results for both circuit parameters and bias margin at the same time. The disadvantage of this method is that the number of circuit elements is limited because the calculation time increases exponentially with an increasing number of circuit elements to be optimized.
Here, we propose a circuit simulation procedure that includes features of both the Monte Carlo and margin calculation methods in that it includes parameter sampling and rigorous margin calculations.
The procedure is summarized as follows. First, sample circuits are prepared by randomly generating some circuit parameters based on parameter variations in the modelled process. Circuit simulations are then performed and logic functionality checked. The circuit parameters and bias margin are obtained for the sample circuits that show the correct logic function. Finally, contour plot analysis is done to obtain a stable operation region within a parameter space. We assumed four model processes and 50 sample-circuit programs were prepared for each model.
To test this method, we used a basic rapid-single-fluxquantum (RSFQ) SET-RESET flip-flop (SRFF) circuit. A schematic circuit diagram is shown in figure 1 .
The circuit consists of dc/SFQ converters, Josephson transmission lines (JTLs) and an SRFF logic gate. Margins were obtained for the circuit elements of the SRFF gate, namely the Josephson junctions J1 to J4, inductors L1 to L4, and the gate bias of B1. Circuit simulations and margin calculations were performed using the WinS circuit simulator [4] . The parameter variations we used are summarized in table 1. These variations were modelled by Jeffery et al in their study of Monte Carlo analysis [3] .
Results and discussion

Yield and bias margin
First, we investigated the process variation dependence of the sampling yield. The yield clearly fell as the parameter variation increased. Using the data from our calculation of the bias margin and circuit elements, we carried out further analyses to find a stable operation region and an optimal set of parameters.
Stable operation region
With our method, a stable operation region can be found in the parameter space based on the bias margin range. A contour plot of the bias margin for selected circuit elements is used for this analysis. Results for each parameter variation are depicted in figure 2. The inductive parameter (β L = 2πLI c / 0 ), which is important for designing RSFQ circuits, is also depicted. Circuit elements of junction J2 and inductor L2 were selected for the contour plot since these parameters determine β L of an SRFF gate.
In figure 2 , a light (dark) region indicates a higher (lower) margin range. In this analysis, we defined a region having Optimization of superconducting integrated circuits (i) LTS: In this case, a stable operation region including the initial parameter set was clearly formed. (ii) HTS-1: A stable operation region could be found in the parameter space with a smaller critical current of J2 and a larger inductance of L2. Another notable feature is a dimple, i.e. a small region in which the margin range slightly decreased, that was found in the stable region. (iii) HTS-2: The structure of the contour plot changed dramatically in this case: the stable region was smaller and localized. As well as the localized stable region, there is another stable region around the edge of the sampling boundary. This stable region also exists in the region mentioned in case (ii). (iv) HTS-3: The shrinking and localizing tendency of the stable regions was apparently enhanced. At the same time, a larger unstable region appeared near the stable regions. This coexistence of stable and unstable region is a special feature revealed by our method. The stable region can be found in the parameter space with a lower critical current and a higher inductance; we will call this region the robust stable region.
The results of this analysis suggest how the stable region is broken down by increased parameter variation. The complicated structure in the worst case ( figure 2(d)) indicates that it will be very difficult to find an optimal set of parameters when there is large process variation. From another point of view, the robust stable region might contain an optimal parameter set. This point will be discussed in detail below.
Optimal set of parameters
In our method, the margins of selected circuit elements are calculated in every run. Thus, it is easy to find a parameter set that has a larger margin. A typical comparison is summarized in table 2. The optimal set of parameters in table 2 were found in the robust stable region of the worst case (HTS-3). Circuit elements with bold (italic) characters indicate that the margin range was enhanced (reduced). Though the margin ranges of J3 and J4 were reduced, the parameters in the optimal set are obviously more robust than the initial set. In particular, the enhancement for the gate bias condition (B1) would be promising for stable operation, which provides a useful indicator for experimental investigation.
Therefore, we believe our method is useful for optimizing the design of superconducting integrated circuits. Testing on other circuits such as a T-flip-flop gate, including global parameter variation, and experimental verification of the method are our future objectives.
Conclusion
We have developed and tested a new circuit simulation procedure. Even though our sampling number was small (50 sampling circuits for each model process), the parameter variation dependence of the bias margin revealed a robust stable region in the parameter space. Based on this analysis, an optimal set of parameters was found in the stable region. We believe that this method is a promising tool for circuit parameter optimization and will help lead to a useful design method for superconducting integrated circuits.
